GLAST / LAT > DAQ and FSW > FSW > Doxygen Index> LCBD / V1-5-2 > test_err / rhel5-32


Interface   Data Structures   File List   Data Fields   Globals  

_LCB_csr_bf Struct Reference

Bit field map of the LCB's LATp backend CSR register. More...

#include <LCB_cr.h>

List of all members.

Public Attributes

unsigned int version: 8
unsigned int user: 7
unsigned int evtPaused: 1
unsigned int reset: 1
unsigned int latp8: 1
unsigned int must_be_1: 1
unsigned int boardID: 5
unsigned int user_1: 1
unsigned int backPressure: 1
unsigned int payloadParity: 1
unsigned int hdrParity: 1
unsigned int oclkTrailing: 1
unsigned int iclkTrailing: 1
unsigned int evtEnable: 1
unsigned int user_0: 1


Detailed Description

Bit field map of the LCB's LATp backend CSR register.

Member Data Documentation

Assert back pressure (testing)

unsigned int _LCB_csr_bf::boardID

5 LSB of LATp Node address

unsigned int _LCB_csr_bf::evtEnable

Event enable

unsigned int _LCB_csr_bf::evtPaused

Event transmission paused. Read only.

unsigned int _LCB_csr_bf::hdrParity

LATp header parity, 0 - odd, 1 - even

Clock on trailing edge (incoming)

unsigned int _LCB_csr_bf::latp8

1 - byte-wide LATp, 0 - serial LATp. Read/write.

unsigned int _LCB_csr_bf::must_be_1

MSB of LATp Node address, always set

Clock on trailing edge (outgoing)

LATp payload parity, 0 - odd, 1 - even

unsigned int _LCB_csr_bf::reset

Generate PCI reset. Functional only in cPCI version that is resident in a crate backplane which connects the RAD750 reset signal to the processor

unsigned int _LCB_csr_bf::user

7-bit user field

unsigned int _LCB_csr_bf::user_0

User defined field 0

unsigned int _LCB_csr_bf::user_1

User field 1

unsigned int _LCB_csr_bf::version

FPGA firmware version


The documentation for this struct was generated from the following file:

Generated on Tue Nov 29 19:41:33 2011 by  doxygen 1.5.8